Introduction
The ability to distribute signals to d parts of a digital system with known and adjustable delays is essential in modern high-speed designs. We present a novel technique by which a signal driver can precisely control a signal's arrival time at the end of a wire. It involves measuring the round-trip delay of the signal and adjusting it with a pair of matched delay lines. This technique requires no instrumentation or special hardware at the end point, and can be implemented without extra wiring from source to destination. A variation on the basic implementation allows receivers along a signal run to compensate for skew as well, so that all receivers on the same run can receive the signal with a single, known delay. This method can be implemented using well-known circuit forms in various technologies, and is well-suited for incorporation into the boundary scan logic of a VLSI chip. Skew-free distribution of signals is most critical in the delivery of clocks in synchronous designs. In large systems, such as supercomputers and multiprocessors, clock signals must be distributed to multiple parts of a printed-circuit board or among a number of boards. The propagation velocity of the clock wires cannot be accurately predicted due to variations in process and material. As the maximum distance that these signals travel increases, the possible skew between copies of the same clock goes up, causing potential timing violations. In synchronous transmission, data travelling on wires with delays above a clock period may cause metastability if arriving data violate the setup time required before the qualifying edge of the clock [Rettberg] . One remedy is to control the precise amount of time spent in transmission. Many approaches exist for dealing with clock synchronization, although none are very effective at controlling the absolute phase of non-repetitive signals. The most common involves a Phase-Locked Loop (PLL) at the clock receiver and the distribution of a slow master clock. The PLL multiplies the clock frequency and allows phase adjustment of the regenerated clock. Although this method is effective for synchronizing the frequency of the local clock oscillator, the clock phase .cannot he guaranteed because the phase of the reference -the copy of the master clock received -has already been varied by wire delay. In other words, a high edge rate, skew-free phase reference is still essential to properly compensate for phase error. variable delay lines in place of matched-length wires, but the amount of delay is manually adjusted according to measurement at the receiver.
A Two-Wire Approach
Our basic idea is illustrated in Fig. 1 . We require that the signal sender (S) communicate with a single receiving point (R) with a forward and a reverse path that are of the same electrical length (or propagation delay). We assume that the delays in buffering the signal on output and input are the same at Tpd. If the time it takes for the signal to travel from S to R and back is ZF,,,,, then it is guaranteed that the time it takes for the one-way trip is Etne. If we then insert delay lines of similar delay Tdelay at the two endpoints of the round trip, the total round-trip delay is (Tpd + x,,, + one-way delay will be (Tpd +TI,,, +Tdeloy). By adjusting both delay lines in tandem, we can guarantee that the arrival time of the signal at R is always exactly half of the total delay.
We can therefore adjust both the total and one-way delay to be any value required by phase locking the return signal to a reference delay at the sender: the arrival time at the receiver will always he one-half that of the reference delay. The reference delay and phase adjustment are needed only at the sender, and thus can be limited to a small area where wire lengths are negligible. N o adjustments or measurements are necessary at the receiving end. If the propagation delay along the wire does not change, the delay line adjustment can be done once when the system is initialized with a signal of short transition time and low repetition rate. 
Eliminating the Reverse Path
It is possible to eliminate the reverse path used to measure the round-trip delay by taking advantage of transmission line bounce. If the receiver has high impedance compared to the characteristic impedance of the line, i.e. we underterininate the line, a reflected wave of the same sign as the outgoing wave will appear at the driver after one round-trip delay. We can measure the arrival time of this reflected wave to properly adjust the matched delay lines. Series termination at the driver allows us to observe the reflection and prevents further bounces. This configuration is shown in Fig. 2. Variable delays can also be implemented by interpolating the delay between gates, as described in [Walker] . To measure transmission line reflections, we need either two kinds of logic gates with different trip points. In ECL it is possible to adjust the threshold by varying the reference voltage fed to one side of the emitter-coupled pair. In CMOS proper scaling of the transistors serves to vary the threshold. The CMOS DMC differential comparator is a fast circuit that can be used to implement a range of trip points. The requirements for the phase detector is simple since it is not locking to a dynamically changing signal and does not need to indicate the magnitude of the error in phase; only the direction of the error is required. An edge-triggered register, for example, can provide simple detection. If an analog delay voltage is needed an XOR-type phase detector can be used, with the penalty that phase detection range is reduced from 360" to 180".
Scan Logic Implementation of Compensation
If the wire delays do not vary once the system is configured, the compensation process (delay line adjustments) can be performed once at setup. In this case the adjustments can be controlled by the boundary scan logic of the chip. Not only does this simplify the control logic of the PLL, it makes the amount of compensation applied available to the rest of the system. The system can then gain knowledge of the absolute delay in time or pipestages inherent in the critical paths of its communication wires. Control logic can then manage the internal pipeline delays and bypasses to compensate for variable wire delays. The technique is another example of compensating for manufacturing and design variation in interconnect by sophistication in on-chip circuitry.
Conclusions
We have presented a novel technique that allows skew-free distribution of digital signals with known and controllable arrival times. The technique requires adjustments and measurements only at the sender. Our method is based on measuring the round trip delay of a signal and then adjusting it with a pair of matched delay lines. This technique can be modified to work without extra wiring, and is effective for receivers along as well as at the end of a wire. This method can be readily implemented using well-known circuit forms in ECL and CMOS technologies, and incorporates well into the boundary scan logic of a custom VLSI chip. This is an application of a general technique: a signal sender can compensate for the characteristics of the line it is driving by figuring out the parameters of the line through measnrement of the reflected wave. In this case we measure and compensate for the propagation delay, but we can also measure the line impedance [Knight] or frequency response.
Distributed Receivers
It is also possible to allow receivers distributed along the line to receive the signal at the same time as the end point. The method, as shown in Fig. 3 , calls for receivers to detect the arrival of the signal on both the forward and reverse trips. The arrival time at the end is guaranteed to be the midpoint of these two instances. If we take the forward arrival and delay it through two matched variable delay lines and phase lock the delayed signal to the reverse arrival, then a tap in between the delay lines will present a signal with the same timing as that at the line's end. 
